Socionext unveils advanced 3DIC, 5.5D packaging technologies

The innovation improves performance, reduces power use, and boosts efficiency for AI, HPC, and consumer applications.

JAPAN – Socionext, a leading System-on-Chip (SoC) provider, has introduced advanced 3DIC and 5.5D packaging technologies to enhance its semiconductor portfolio. 

According to the company, these innovations improve performance, reduce power consumption, and increase efficiency for applications in artificial intelligence (AI), high-performance computing (HPC), and consumer electronics. 

The new packaging solutions, which include chiplets, 2.5D, 3D, and 5.5D designs, aim to deliver high-quality, high-performance solutions for a range of industries.

The 3DIC technology leverages TSMC’s SoIC-X 3D stacking, integrating an N3 compute die with an N5 I/O die in a face-to-face (F2F) configuration. 

This design shortens interconnect distances, cutting signal latency by up to 40% and reducing power use compared to traditional 2D and 2.5D methods. 

In a statement, Socionext’s CTO and Executive Vice President, Rajinder Cheema, noted, “Our long-term experience in SoC design and partnership with TSMC enable us to deliver cutting-edge solutions that meet customer needs.”

Enhanced integration for compact devices

The 3DIC and 5.5D technologies enable heterogeneous integration, combining different technology nodes (3nm, 5nm, 7nm) and functions like logic, memory, and interfaces into a single package. 

This approach optimizes performance, density, and cost, making it ideal for space-constrained consumer devices such as wearables and AR/VR products. 

Vertical stacking increases functionality in smaller footprints, addressing the limitations of traditional scaling. 

For AI applications, the integration of high-bandwidth memory (HBM2E) supports up to 460 GB/s, critical for training large language models and processing real-time data.

Market growth and industry impact

A recent report highlights the global 3DIC market is expected to grow from US$18.55 billion in 2025 to US$49.66 billion by 2033, driven by demand in AI, HPC, and 5G infrastructure.

Socionext’s advancements position it to capture a significant share of this growth, building on its expertise in 2.5D designs and partnerships with industry leaders like TSMC and Synopsys. 

In related news, Socionext announced a collaboration with Arm and TSMC in October 2023 to develop a 2nm multicore CPU chiplet, further expanding its portfolio for data centers and automotive applications. 

Socionext’s latest packaging technologies address the growing need for compact, power-efficient devices in consumer electronics and high-performance systems. 

By integrating advanced 3D stacking and heterogeneous designs, the company continues to drive innovation in the semiconductor industry, meeting the demands of next-generation applications.

Newer Post

Thumbnail for Socionext unveils advanced 3DIC, 5.5D packaging technologies

Walmart partners Ranpak’s to advance AutoFill packaging systems

Older Post

Thumbnail for Socionext unveils advanced 3DIC, 5.5D packaging technologies

Amcor upgrades Heanor facility to enhance recycling capacity

Be the first to leave a comment

Leave a Reply

Your email address will not be published. Required fields are marked *

This site uses Akismet to reduce spam. Learn how your comment data is processed.